

CLAIMS

- 1 1. An apparatus comprising:
  - 2 a rising edge corrector to receive a jittered signal and to output a jitter corrected
  - 3 rising edge of the jittered signal;
  - 4 a falling edge corrector to receive the jittered signal and to output a jitter corrected
  - 5 falling edge of the jittered signal; and
  - 6 an output device to receive the jitter corrected rising edge, to receive the jitter
  - 7 corrected falling edge, and to output a jitter corrected signal.
- 1 2. The apparatus of claim 1 wherein the rising edge corrector further comprises a rising  
 2 edge detector to receive the jittered signal and to detect a rising edge of the jittered signal; and  
 3 wherein the falling edge corrector further comprises a falling edge detector to receive the jittered  
 4 signal and to detect a falling edge of the jittered signal.
- 1 3. The apparatus of claim 1 wherein the rising edge corrector further comprises a rising  
 2 edge adjuster to receive the jittered signal and to adjust a rising edge of the jittered signal; and  
 3 wherein the falling edge corrector further comprises a falling edge adjuster to receive the jittered  
 4 signal and to adjust a falling edge of the jittered signal.
- 1 4. The apparatus of claim 1 further comprising a counter to receive a base signal and to  
 2 output a count of the base signal.
- 1 5. The apparatus of claim 4 wherein the rising edge corrector is configured to correct a  
 2 rising edge of the jittered signal using the count received from the counter; and wherein the  
 3 falling edge corrector is configured to correct a falling edge of the jittered signal using the count  
 4 received from the counter.

- 1 6. The apparatus of claim 1, wherein the jittered signal further comprises a video signal.
- 1 7. The apparatus of claim 1, wherein the jittered signal further comprises a deserialized  
2 signal derived from a serialized signal.
- 1 8. An apparatus comprising:  
2 rising edge correction means for receiving a jittered signal and for outputting a  
3 jitter corrected rising edge of the jittered signal;  
4 falling edge correction means for receiving the jittered signal and for outputting a  
5 jitter corrected falling edge of the jittered signal; and  
6 jitter corrected output means for receiving the jitter corrected rising edge, for  
7 receiving the jitter corrected falling edge, and for outputting a jitter corrected signal.
- 8 9. The apparatus of claim 8 wherein said rising edge correction means further comprises  
9 rising edge detection means for receiving the jittered signal and for detecting a rising edge of the  
10 jittered signal.
- 11 10. The apparatus of claim 8 wherein said rising edge correction means further comprises  
12 rising edge adjuster means for receiving the jittered signal and for adjusting a rising edge of the  
13 jittered signal.
- 1 11. The apparatus of claim 8 further comprising counter means for receiving a base signal  
2 and for outputting a count of the base signal.
- 1 12. The apparatus of claim 11 wherein the rising edge correction means is configured to  
2 correct a rising edge of the jittered signal using the count received from said counting means.

- 1 13. A method comprising:
- 2 receiving a jittered signal;
- 3 correcting a rising edge of the jittered signal;
- 4 correcting a falling edge of the jittered signal; and
- 5 outputting a jitter corrected signal using the corrected rising edge and the
- 6 corrected falling edge.
- 1 14. The method of claim 13 wherein correcting a rising edge further comprises detecting a
- 2 rising edge of the jittered signal.
- 3 15. The method of claim 13 wherein correcting a rising edge further comprises adjusting a
- 4 rising edge of the jittered signal.
- 5 16. The method of claim 13 further comprising determining a count of a current duration of a
- 6 base signal.
- 7 17. The method of claim 16 wherein correcting a rising edge further comprises using the
- 8 count to correct the rising edge.
- 1 18. A computer readable medium having instructions embodied thereon, which, when
- 2 executed by a processing system, cause the system to perform a method comprising:
- 3 receiving a jittered signal;
- 4 correcting a rising edge of the jittered signal;
- 5 correcting a falling edge of the jittered signal; and
- 6 outputting a jitter corrected signal using the corrected rising edge and the
- 7 corrected falling edge.

1 19. The medium of claim 18 wherein the instructions, when executed, cause the system to  
2 perform correcting by detecting a rising edge of the jittered signal.

1 20. The medium of claim 18 wherein the instructions, when executed, cause the system to  
2 perform correcting by adjusting a rising edge of the jittered signal.

1 21. The medium of claim 18 wherein the instructions, when executed, cause the system to  
2 perform correcting by determining a count of a base signal.

1 22. The medium of claim 21 wherein the instructions, when executed, cause the system to  
2 perform correcting by using the count to correct the rising edge or the falling edge or both the  
rising edge and the falling edge.

23. A system to correct a jittered signal comprising:

a counter to receive a base signal and to output a count of the duration of the base  
signal;

a rising edge detector to receive the jittered signal and to output a detection of a  
rising edge of the jittered signal;

a falling edge detector to receive the jittered signal and to output a detection of a  
falling edge of the jittered signal;

a rising edge position adjuster to receive the detection of the rising edge from the  
rising edge detector, to receive the count from the counter, to determine a rising edge  
count, to determine whether the rising edge count is within a programmed rising edge  
window, and to output a center position of the rising edge window as a jitter corrected  
rising edge position;

a falling edge position adjuster to receive the detection of the falling edge from the falling edge detector, to receive the count from the counter, to determine a falling edge count, to determine whether the falling edge count is within a programmed falling edge window, and to output a center position of the falling edge window as a jitter corrected falling edge position;

a jitter corrected signal output device to receive the jitter corrected rising edge position from the rising edge position adjuster, to receive the jitter corrected falling edge position from the falling edge position adjuster, and to output the jitter corrected rising and falling edges as a jitter corrected signal by using the count from the counter.

24. The system of Claim 23, wherein the rising edge position adjuster is further configured to set the center of the rising edge window to the position of the rising edge count and to output the center of the rising edge window as the jitter corrected rising edge position if the rising edge count is outside of the programmed window of the rising edge position adjuster.

25. The system of Claim 23, wherein the jittered signal comprises an Hsync signal.

26. The system of Claim 23, wherein the base signal comprises a data enable signal.

27. The system of Claim 23 further comprising a periodic signal continuation device coupled to receive a count from the counter, wherein

the counter is configured to count during vertical blanking,

the periodic signal continuation device is configured to output to the counter a total periodic count, and

the counter is configured to reset the count after reaching the total periodic count.

- 1 28. A system to correct a jittered signal comprising:
- 2 a counter to receive a base signal and to output a count of the duration of the base
- 3 signal;
- 4 a rising edge corrector to receive the jittered signal, to receive the count from the
- 5 counter, to determine a rising edge count, to output the rising edge count as a jitter
- 6 corrected rising edge position of the jittered signal if the rising edge count is not within a
- 7 rising edge programmed window, and to output the center of the rising edge programmed
- 8 window as the jitter corrected rising edge position of the jittered signal if the rising edge
- 9 count is within the rising edge programmed window;
- 10 a falling edge corrector to receive the jittered signal, to receive the count from the
- 11 counter, to determine a falling edge count, to output the falling edge count as the jitter
- 12 corrected falling edge position of the jittered signal if the falling edge count is not within
- 13 a falling edge programmed window, and to output the center of the falling edge
- 14 programmed window as the jitter corrected falling edge position of the jittered signal if
- 15 the falling edge count is within the falling edge programmed window; and
- 16 a jitter corrected signal output device coupled to receive the jitter corrected rising
- 17 edge position from the rising edge corrector, to receive the jitter corrected falling edge
- 18 position from the falling edge corrector, and to output a jitter corrected signal.
- 1 29. The system of Claim 28, wherein the jittered signal comprises an Hsync signal.
- 1 30. The system of Claim 28, wherein the base signal comprises a data enable signal.
- 1 31. The system of Claim 28 wherein the rising edge corrector further comprises:

2 a rising edge detector to receive the jittered signal, to detect a rising edge of the  
3 jittered signal, and to output a rising edge detection; and

4 a rising edge adjuster to receive the rising edge detection from the rising edge  
5 detector, to receive the count from the counter, to determine a rising edge count using the  
6 count and the rising edge detection, to output the rising edge count as the jitter corrected  
7 rising edge position if the rising edge count is not within a rising edge programmed  
8 window, and to output the center of the rising edge programmed window as the jitter  
9 corrected rising edge position of the jittered signal if the rising edge count is within the  
10 rising edge programmed window.

32. The system of Claim 28 wherein the falling edge corrector further comprises:

a falling edge detector to receive the jittered signal, to detect a falling edge of the  
jittered signal; and to output a falling edge detection;

a falling edge adjuster to receive the falling edge detection from the falling edge  
detector, to receive the count from the counter, to determine a falling edge count using  
the count and the falling edge detection, to output the falling edge count as the jitter  
corrected falling edge position if the falling edge count is not within a falling edge  
programmed window, and to output the center of the falling edge programmed window as  
the jitter corrected falling edge position of the jittered signal if the falling edge count is  
within the falling edge programmed window.

33. The system of Claim 28 further comprising a periodic signal continuation device to  
receive the count from the counter, wherein

the counter is configured to continue to count during vertical blanking when the  
base signal is inactive,

5 the periodic signal continuation device is configured to output to the counter a  
6 total periodic count, and  
7 the counter is configured to reset the count after reaching the total periodic count.

1 34. A method of correcting a jittered signal comprising:

2 counting a duration of a base signal;  
3 when a rising edge of the jittered signal occurs, determining a rising edge count  
4 based on the count of the duration of the active state of the base signal;  
5 determining whether the rising edge count is within a rising edge window;  
6 if the rising edge count is within a rising edge window, then outputting the center  
of the rising edge window as a jitter corrected rising edge position or otherwise  
outputting the rising edge count as the jitter corrected rising edge position;  
when the falling edge of the jittered signal occurs, determining a falling edge  
10 count based on the count of the duration of the active state of the base signal;  
determining whether the falling edge count is within a falling edge window;  
if the falling edge count is within a falling edge window, then outputting the  
13 center of the falling edge window as a jitter corrected falling edge position or otherwise  
14 outputting the falling edge count as the jitter corrected falling edge position;  
15 outputting a jitter corrected signal by matching the count from the counter with  
16 the respective jitter corrected rising edge and falling edge positions.

1 35. The method of Claim 34, wherein the jittered signal comprises an Hsync signal.

1 36. The method of Claim 34, wherein the base signal comprises a data enable signal.

1 37. The method of Claim 34, further comprising:



2 continuing to count during an inactive state of the base signal to continue to  
3 output a jitter corrected signal;  
4 establishing a total periodic count; and  
5 resetting the count after reaching the total periodic count.

1 38. A system for reducing jitter from a first signal, wherein the system is coupled to receive  
2 the first signal and a second signal, the system comprising:

3 a counter to receive the second signal and to output a count related to a duration  
4 of the second signal;

5 a rising edge detector to receive the first signal and to output a rising edge  
6 position;

7 a falling edge detector to receive the first signal and to output a falling edge  
8 position;

9 an averager to receive the rising and falling edge positions, to average the rising  
10 and falling edge positions with previously measured rising and falling edge positions, and  
11 to output average rising and falling edge positions;

12 a look-up-table (LUT) device to receive the average rising and falling edge  
13 positions from the averager, to output the first signal average rising and falling edge  
14 positions as jitter corrected rising and falling edges if the rising and falling edge positions  
15 are within a programmed range of the respective average rising and falling edge positions  
16 or otherwise output the rising and falling edge positions as jitter corrected rising and  
17 falling edges;

18 a jitter corrected signal output device to receive the jitter corrected rising and  
19 falling edges from the LUT device and to output a jitter corrected signal.

1 39. The system of Claim 38, wherein the first signal comprises an Hsync signal.

1 38. The system of Claim 36, wherein the second signal comprises a data enable signal.

1 40. The system of Claim 38 further comprising a periodic signal continuation device coupled  
2 to receive the current count from the counter, wherein

3 the counter continues to count during vertical blanking,

4 the periodic signal continuation device outputs to the counter a total periodic

5 count, and

6 the counter resets its count after reaching the total periodic count.